Abstract-On-chip voltage regulation using distributed Digital Low Drop Out (LDO) voltage regulators has been identified as a promising technique for efficient powermanagement for emerging multi-core processors. Digital LDOs (DLDO) can offer low voltage operation, faster transient response, and higher current efficiency. Response time as well as output voltage ripple can be reduced by increasing the speed of the dynamic comparators. However, the comparator offset steeply increases for high clock frequencies, thereby leading to enhanced variations in output voltage. In this work we explore the design of digital LDOs with multiple dynamic comparators that can overcome this bottleneck. In the proposed topology, we apply time-interleaved comparators with the same voltage threshold and uniform current step in order to accomplish the aforementioned features. For a load step of 50mA, a DLDO with 8 time-interleaved comparators could achieve an output ripple of less than 5mV, while achieving a settling time of less than 0.5us. Load current dependant dynamic adjustment of clock frequency is proposed to maintain high current efficiency of ~97%.
I. INTRODUCTION
To meet the demand of energy-efficient computing with scaling CMOS technology, need for distribution and regulation of relatively low on-chip supply voltage has became crucial [1, 2] . Specifically, emerging demand for low power, near threshold computing has posed several challenges for onchip voltage regulation (e.g., 320 mV ± 50mV) for highly integrated computing systems like Chip Multi Processors (CMP) [3] . The need for efficient voltage regulation is more pronounced in near sub-threshold computing regime where the gate delay is highly susceptible to supply variation. An increasing number of power domains and of power states per domain, as well as decreasing decoupling capacitance per local grid and wide range of digital load currents necessitate the design of high-efficiency, compact, integrated voltage regulators [5, 6] . On-chip LDO regulators are more suitable for the near-threshold/sub-threshold logic circuits [7] , since they can supply more stable and precise voltage with lower voltage ripple and faster transient response despite lower power efficiency, compared with the switching regulators [8] , [9] . Conventional Analog LDOs are not applicable at such low voltages mainly because of increase of PVT variations, poor noise characteristics and the small bias current, mainly in the sub-threshold regime [10] , [11] .
Digital LDO topologies have been explored in recent years, which can be suitable for low operating voltages ([7] , [8] ). The rationale behind such designs is to convert the control section of an LDO into a compact and scalable digital circuit ( [9] - [11] ). The supply devices acting as linear region ON-OFF switches can operate with lower drop-out voltage, leading to higher efficiency. Dynamic comparators employed in DLDOs can operate at a faster rate, while burning relatively small static power, thereby providing appreciable current efficiency. Further, relatively compact and robust design of digital control units allows the designer to replicate and distribute such regulators in larger numbers on the die to provide ultra-fine grained spatio-temporal power management.
The schematic of a basic DLDO is depicted if fig.1 . It constitutes of a bank of digitally driven source transistors (M1 to MN), which are controlled based on the dynamic comparator's output, comparing the output voltage with a reference voltage [23] . Number of PMOS transistors needed depends upon several factors, including, maximum load current per DLDO, required settling speed, allowed steadystate ripple and so on. It is observed that faster operation of comparators can achieve improved ripple and quicker response to load transients. However, at higher clock frequencies, the power consumption and offset of the dynamic comparators increases steeply, which can degrade the LDO efficiency and increase the output ripple.
In this work we explored the use of multiple comparators operating at relatively lower clock frequency, to effectively achieve a faster response and improved ripple. Time interleaved comparators were employed, with same comparison threshold. This provided effectively a higher sampling frequency, leading to better transient response. Loaddependant dynamic frequency adjustment ensures high current efficiency at lower current levels, despite the use of larger number of comparators. In this work we analyze the performance of the proposed scheme using numerical and SPICE simulations.
Rest of the paper is organized as follows. In section-II design of the proposed DLDO with time interleaved comparators is presented. Choice of design parameters for the proposed scheme has been analyzed in section-III. In section IV system level simulation results and discussions are presented. Section V concludes the paper.
II. TIME INTERLEAVED COMPENSATOR BASED LDO:
The proposed design ( fig. 2 ) comprises of a bank of dynamic comparators clocked in a time interleaved manner. Each dynamic comparator is connected with a PMOS switch. The clock time period is divided into equal phases as the number of comparators. Each comparator is clocked at the beginning of each division through a pulse generation circuit. Each comparator compares the voltage at the output with the required reference voltage at the beginning of each time division and accordingly turns ON or OFF the corresponding PMOS switch.
The working principle resembles the general negative feedback operation. The output voltage is fed back to the comparator. As soon as the comparator senses output voltage is less than the reference voltage, at the next positive clock edge it turns on the corresponding PMOS switch which acts like a current source and supplies more current to the load. Thus the output voltage increases and stabilizes around reference value. All the comparators have only a single VREF.
As all the comparators operate within a single clock period and update the supply current instantly at each of the N phases, (where N= number of comparator times within one clock period) the settling time is observed to be significantly small as compared to the single comparator case. On a CMP, the local load current can vary over a large range. The main problem with such configuration is that the efficiency reduces drastically at lower values of current because relatively larger amount of power is burnt in the control circuitry constituting of multiple comparators. For a given load-current, power efficiency of the DLDO can be improved by lowering the clock frequency ( fig. 3) , provided an acceptable level of output ripple is maintained. This explains a need for the optimization of the circuit for minimization of power for low load current. One of the effective ways to achieve this is to dynamically modify the clock frequency for depending upon load current. 
B. Number of comparators:
For a constant load current (10.0mA, C= 3.0 nF) , fixed total current supplied by the PMOS switches (48 mA) and fixed clock frequency (1GHz) ,the steady state voltage ripple is found to decrease with the number of comparators (PMOS width= 20um, ). With the increase in comparison levels the duration of the time interleaves decreases, reducing the charging /discharging time of the capacitance and in turn the steady state voltage ripple ( fig. 5) . However , the settling time required is found to be almost constant because of the balancing effect of number of PMOS switches and current supplied by each of them.
C. Load current:
For a constant load capacitance (9.0 nF), the settling time is found to increase with load current (Number of comparators = 16, PMOS width= 20um, Clock frequency = 1Ghz). This can be explained by the fact that for increased demand of current, the charging/discharging time of the circuit is directly proportional to the current pumped by the pMOS switches.
Larger load current takes more number of time steps to charge from zero level to steady state voltage level ( Fig.6 ). 
D. Load Capacitance :
For a constant load current (10.0mA), the settling time is found to increase with Capacitance (Number of comparators = 16, PMOS width= 20um, clock frequency = 1Ghz). This can be explained by the fact that for constant supply of current, the charging/discharging time of the circuit is directly proportional to the capacitance. Larger capacitance takes more number of time steps to charge from zero level to steady state voltage level. As it takes larger time for larger capacitance to charge/discharge, the ripple for higher value of capacitance is lower ( Fig. 7) . 
E. Width of PMOS Transistors:
The load current range of the LDO depends on the maximum current that can be pumped through the PMOS switches. Thus along with the maximum number of the individual transistors, it becomes important to regulate the width of transistors that can be turned ON (fig. 8) .
The settling time is found to decrease with the width of the device because of the increased ability of the pMOS switch array to pump current in every clock cycle. More current charges the capacitance in less number of clock cycles and decreases the settling time. For an increase in width PMOS switches pump more current to the load capacitance in each time interleave, this leads to increase steady state ripple. Simulation results also follow the trend for a load current of 10.0 mA, load capacitance of 3.0nF and an array of 16 comparators. Dynamic frequency scaling is achieved through a programmable clock divider whose division factor varies with the local current level. In the DLDO, the number of driver ON PMOS transistors at any instant is the indicator of the local current level. The logic comprising of an adder-block, sums all the gate voltages of the PMOS transistors (0 indicates it is on and VDD indicates it is off). (fig. 10) , thereby producing the digital control signal for the programmable divider. The proposed circuit has been modeled in Matlab using behavioral equations governing the operation of the DLDO. The rigorous numerical analysis done for design optimization has been corroborated with SPICE simulations for desired operating conditions ( fig. 9 ). The plots show that for lower currents, the clock speed can be proportionately reduced without significantly compromising the ripple while reducing the power in the comparators. 
IV. GRID MODELLING
Different IR drop models for flip-chip and wire bond packages have been proposed by [12] - [15] . Modeling of IR drop in a typical flip chip package is done in [16] . Here we adopted the flip chip package for grid modeling ( fig. 11) . The most common way to distribute power in a GSI chip is to distribute it through an on-chip grid made of orthogonal segments ( [17] - [19] ). The horizontal and vertical segments of a grid are routed at different metal levels and are connected through vias at the crossing points. The main challenge in the design of the power distribution network is to achieve a minimum acceptable voltage fluctuation across the width minimum routing area of the interconnect metal layers ( [20] - [22] ). 
A. Pad-Modelling:
Almost two-thirds of the total pads are used for power distribution. These power and ground pads are uniformly spread throughout the surface of the chip to reduce voltage 
B. Positioning of LDOs:
As shown in fig. 18 , every LDO is connected to a pad i.e. a LDO covers an effective area of 1mm 2 . Since the maximum current density simulated is 5 A/cm 2 , the maximum current supplied by the LDO is 35 mA. The VDD of the LDO is connected to the power supply pad and the node is connected to the points in the grids. An accurate reference voltage is internally generated within the LDO. The load is modeled by an ideal pulsating current source with an effective shunt capacitance of 9nF.
The operation of the LDO was evaluated by providing asynchronous pulse current having different levels and time period distributed randomly over all the 9 pad points. In such a pulsating condition, the voltage variation throughout the grid provided a strong measure of the regulating ability of the proposed circuit scheme.
C. Parallel Operation of mutliple DLDOs
The allocation of the clock frequency to different ranges of load current was found to be an important design parameter. The plots show significant dependence of frequency band allocation to different load current levels. Hence, this distribution needs to be optimized based on simulation based analysis. The ripple was also fund to improve for a smoother and uniform frequency gradient with respect to load current. In SPICE simulation, the grid-performance has been simulated over an effective area of 16 mm 2 with 9 LDOs present at the position of the Power Supply Pads as shown in Fig 11. Also the distribution of current waveforms in the various sections is presented in Figure 15 . All the nodes in the grid behave very closely even in very random distribution of local current. The grid-level simulation results show the advantage of the proposed scheme, in terms of fast response with stable, low peak to peak ripple for a wide range of load currents. Results of the proposed design compare very favorably with results reported earlier [23] . The proposed design achieves orders of magnitude faster transient response for a much larger load current, while achieving similar current efficiency and output ripple. For the maximum load current of 20mA, the effective clock frequency increase as compared to the work in [23] is 8x(1GHz/10MHz ) = 800, which is the main factor conducive in achieving low ripple along with faster response time at comparable efficiency. Table-IV depicts the load and line regulation characteristics of the proposed design, obtained through SPICE simulation.
V. CONLUSION
We proposed the design of digital LDOs with multiple, time-interleaved dynamic comparators that can provide low ripple and fast response time. We employed load dependant clocking frequency to reduce the power overhead due to larger number of comparators and hence avoided degradation in current efficiency over a single comparator design. Simulation based analysis shows that the DLDO with time-interleaved comparators can achieve better overall performance in terms of current efficiency, ripple and settling time.
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